Chip design for submicron vlsi: cmos layout and simulation
ws.c.1
Saved in:
Main Author: | |
---|---|
Format: | Audio Visual |
Language: | Inggris |
Published: |
Cengage Learning
2006
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
id |
uinsukalib-089297 |
---|---|
record_format |
oai_dc |
spelling |
uinsukalib-0892972014-02-13Chip design for submicron vlsi: cmos layout and simulationJohn P. UyemuraTEKNIK ELEKTRONIKAws.c.1Cengage Learning2006Audio Visual-; 12ISBN:978-0-534-46629-9Inggris |
institution |
Universitas Islam Negeri Sunan Kalijaga |
collection |
Perpustakaan Yogyakarta |
language |
Inggris |
topic |
TEKNIK ELEKTRONIKA |
spellingShingle |
TEKNIK ELEKTRONIKA John P. Uyemura Chip design for submicron vlsi: cmos layout and simulation |
description |
ws.c.1 |
format |
Audio Visual |
author |
John P. Uyemura |
author_facet |
John P. Uyemura |
author_sort |
John P. Uyemura |
title |
Chip design for submicron vlsi: cmos layout and simulation |
title_short |
Chip design for submicron vlsi: cmos layout and simulation |
title_full |
Chip design for submicron vlsi: cmos layout and simulation |
title_fullStr |
Chip design for submicron vlsi: cmos layout and simulation |
title_full_unstemmed |
Chip design for submicron vlsi: cmos layout and simulation |
title_sort |
chip design for submicron vlsi: cmos layout and simulation |
physical |
-; 12 |
publisher |
Cengage Learning |
publishDate |
2006 |
isbn |
ISBN:978-0-534-46629-9 |
_version_ |
1741229521374281728 |