Chip design for submicron vlsi: cmos layout and simulation
ws.c.1
Saved in:
Main Author: | John P. Uyemura |
---|---|
Format: | Audio Visual |
Language: | Inggris |
Published: |
Cengage Learning
2006
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Chip design for submicron vlsi: cmos layout and simulation
by: John P. Uyemura
Published: (2006) -
Analysis and design of digital intergrated circuit : in deep submicron tecnology
by: Hodges, David A., et al.
Published: (2004) -
CMOS Digital Integrated Circuits : Analysis and Design
by: Sung-Mo (Steve) Kang, et al.
Published: (2005) -
VLSI Technology
Published: (1983) -
Data Sheet Book 1 ; Data Linier, TTL Dan CMOS
by: Wasito S.
Published: (1995)