Text this: The Design and Analysis of Instruction Set Processors